JPS5851411B2 - ハンドウタイソウチノヒヨウメンシヨリホウホウ - Google Patents

ハンドウタイソウチノヒヨウメンシヨリホウホウ

Info

Publication number
JPS5851411B2
JPS5851411B2 JP50011712A JP1171275A JPS5851411B2 JP S5851411 B2 JPS5851411 B2 JP S5851411B2 JP 50011712 A JP50011712 A JP 50011712A JP 1171275 A JP1171275 A JP 1171275A JP S5851411 B2 JPS5851411 B2 JP S5851411B2
Authority
JP
Japan
Prior art keywords
etching
present
silicon
mesa
surface treatment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP50011712A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5186374A (en
Inventor
明 川上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP50011712A priority Critical patent/JPS5851411B2/ja
Publication of JPS5186374A publication Critical patent/JPS5186374A/ja
Publication of JPS5851411B2 publication Critical patent/JPS5851411B2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Bipolar Transistors (AREA)
  • Drying Of Semiconductors (AREA)
  • Thyristors (AREA)
JP50011712A 1975-01-27 1975-01-27 ハンドウタイソウチノヒヨウメンシヨリホウホウ Expired JPS5851411B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP50011712A JPS5851411B2 (ja) 1975-01-27 1975-01-27 ハンドウタイソウチノヒヨウメンシヨリホウホウ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50011712A JPS5851411B2 (ja) 1975-01-27 1975-01-27 ハンドウタイソウチノヒヨウメンシヨリホウホウ

Publications (2)

Publication Number Publication Date
JPS5186374A JPS5186374A (en) 1976-07-28
JPS5851411B2 true JPS5851411B2 (ja) 1983-11-16

Family

ID=11785643

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50011712A Expired JPS5851411B2 (ja) 1975-01-27 1975-01-27 ハンドウタイソウチノヒヨウメンシヨリホウホウ

Country Status (1)

Country Link
JP (1) JPS5851411B2 (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5459081A (en) * 1977-10-20 1979-05-12 Toshiba Corp Surface treatment method for semiconductor element
JP2688305B2 (ja) * 1992-05-13 1997-12-10 ミサワホーム株式会社 軒天井材の支持構造

Also Published As

Publication number Publication date
JPS5186374A (en) 1976-07-28

Similar Documents

Publication Publication Date Title
KR100391840B1 (ko) 반도체기판표면상의절연막형성방법및그형성장치
KR20000017570A (ko) 질화 규소 필름을 선택적으로 에칭하기 위한 조성물 및 방법
US3663870A (en) Semiconductor device passivated with rare earth oxide layer
US3419761A (en) Method for depositing silicon nitride insulating films and electric devices incorporating such films
US3426422A (en) Method of making stable semiconductor devices
US6667232B2 (en) Thin dielectric layers and non-thermal formation thereof
JPS5851411B2 (ja) ハンドウタイソウチノヒヨウメンシヨリホウホウ
CN107146756A (zh) 一种金刚石基底场效应晶体管制备方法
JPH06350078A (ja) 半導体装置とその製造方法
US3491433A (en) Method of making an insulated gate semiconductor device
JPH02186641A (ja) 薄膜電界効果型トランジスタ素子の製造方法
KR100972061B1 (ko) 반도체 소자의 패드 알루미늄 처리 방법
Robb Hydrogen plasma etching of organics
TW202115791A (zh) 形成半導體結構的方法、形成絕緣層上半導體(soi)基底的方法以及半導體結構
RU2097871C1 (ru) СПОСОБ ИЗГОТОВЛЕНИЯ МАТРИЦ ПОЛУПРОВОДНИКОВЫХ ПРИБОРОВ НА ПОДЛОЖКАХ CdXHg1XTe
US3380852A (en) Method of forming an oxide coating on semiconductor bodies
CN105244254B (zh) 半导体结构的形成方法
KR100417646B1 (ko) 반도체 소자의 층간 절연막 세정방법
Atanasova et al. Some investigation of Si and SiO2 surfaces etched in CF4 or CF4 O2 plasma
JPS629674A (ja) 絶縁ゲ−ト型半導体装置の製造方法
CN117832082A (zh) 一种高反压二极管制备工艺
JP3162181B2 (ja) 半導体製造方法
KR970006256B1 (ko) 박막트랜지스터 제조방법
Yu et al. Product design optimization for prevent Bias Highly Accelerated Stress failure of RF-LDMOS
JP2808933B2 (ja) 半導体装置の製造方法